Jobiglo

No results.

Senior Digital/AMS Validation and Integration Engineer

nxp · San Jose (Holger Way)

New
Senior 166,200 - 228,500 USD/year 🇬🇧 English
SystemVerilog Verilog Python Perl STA CDC JTAG Verilog-A

Job description

About the role

NXP is looking for a Senior Digital/AMS Validation and Integration Engineer to drive the integration of complex digital logic into its automotive SerDes transceivers. The role focuses on the RTL design of the "Digital-Analog Wrapper", which controls and routes data between high-speed analog front-ends and the DSP/Link-layer logic, and covers the path from RTL through timing closure and lab validation.

Key responsibilities

  • Develop and integrate RTL (Verilog/SystemVerilog) for control loops, calibration engines and high-speed data paths in 10G+ transceivers.
  • Define and implement the digital interface for analog blocks (ADCs, PLLs, driver stages) across asynchronous domains.
  • Lead the digital implementation flow and work with the physical design team to achieve timing closure in high-speed clock domains.
  • Partner with the validation team to bring up silicon, using Python-based tools to exercise RTL features, debug state machines and verify registers (CSRs) in real-time hardware (about 40% lab focus).
  • Run block-level and chip-level simulations to confirm digital control logic handles analog PVT variations and startup sequences.

Required profile

  • BSEE/MSEE degree with 5-8+ years of experience in digital RTL design or digital integration.
  • Preferred: experience with 10GBase-T, ASA or automotive Ethernet standards, knowledge of the hand-off between digital logic and high-speed analog front ends, and familiarity with DFT and BIST insertion.

Required skills

  • Advanced SystemVerilog/Verilog for synthesis.
  • Static timing analysis (STA), clock domain crossing (CDC) and SDC constraints.
  • Python or Perl for hardware control, test automation and data processing.
  • Logic analyzers, high-speed oscilloscopes and JTAG/I2C/SPI debugging.
  • Able to create Verilog-A models (preferred).

What we offer

  • Base salary range of $166,200 to $228,500 per year (California).
  • Health, dental and vision insurance, 401(k) and paid leave.
  • Competitive benefits, incentive compensation and/or equity for certain roles.

Questions fréquentes

Le salaire proposé pour ce poste est de 166-229k USD par an. Le détail figure dans l'annonce.
Cliquez sur "Postuler maintenant" en haut de la page. Vous pouvez importer votre CV en 1 clic — Jobiglo extrait automatiquement vos informations et postule pour vous.
Source : ats:workday

Why are you reporting this job?

Thank you for your report. We will review this job.

Explore further

Salaries, guides and searches in the United States.

Apply in 30 seconds

Enter your email to apply. An account will be created automatically.

Apply now →

By continuing, you accept our terms of use.

Already have an account? Login

A question about this job?

Ask it here: you will get the full job summary by e-mail, right away.

Published 8 hours ago

Expires 1 month from now

2 views · 0 interested

Boost your chances

Upload your CV — we will match you with relevant openings.

Analyzing your CV...

nxp

San Jose (Holger Way)